This paper proposes a novel voltage measurement technique for LCD driver testing by the use of logic test channel of an ATE. The method is able to achieve less than 1mV error with the presence of 32mV R M S noise.
Introduction
Liquid crystal displays (LCD) have been widely used in electronic systems. It is not only used in portable devices, such as notebook computer, personal data assistant, and cellular phones, for its portability and low power consumption but also replacing CRT for computer monitoring for its small foot print and zero radiation hazard. Due to its popularity, LCD driver integrated circuits (IC) have form an important sector in the IC industry by itself. Not only its test techniques differ from that of conventional digital and analog ICs, it also requires specialized testers for testing.
A LCD driver is shown in Figure 1 . Every output channel of a LCD driver IC can be regarded as a digital to analog converter (DAC) output. It outputs the brightness level of a pixel in analog form according to the RGB inputs. The RGB input is the output of ADCs shared by multiple output channels in time by sample and hold (S/H) modules. The ADC might have 4, 6, 8, or 10 bits in resolution depending on the applications. Hence, one can treat and test a LCD driver channel as a DAC.
For DAC testing, the signal level can be measured by the precision measurement units (PMU) . However, due to its large number of output channels, it requires a significant amount of PMUs. Hence, dedicated LCD driver testers were designed and manufactured to reduce the test time and improve the test throughput. Although the dedicated testers perform well on LCD driver testing, it is still an expensive solution. In this paper, we would like to investigate a novel approach to reduce the test cost as well as the test time from a theoretical point of view.
Our approach is to utilize dual comparators in pin electronic (PE) circuits for voltage measurement. It allows one to use logic testers for LCD driver testing without additional investment. The proposed technique is very simply. Every PE has a dual comparator pair to compare the DUT output voltage with VR+ and VRto determine its logic value. Here, V&+ and VR-are The proposed method has the advantages as follows. It accomplishes voltage measurement by the use of digital test channel only. Second, one can set desire AVR for the wanted tolerance. But, it has certain drawbacks. First, the method is affected by the noise which can be very serious if AV, is small. Second, one cannot set VR+ and VR-close enough to minimize the tolerance due to the limited accuracy. Third, it can be time consuming to adjust the reference voltage every time a new voltage value is to be measured.
In this paper, we would like to address the LCD driver testing problem, propose a novel voltage measurement methodology, analyze the technique mathematically, and verify the methodology by the simulation and experimental data in the following sections. 
Test Methodology and ItsAnalysis
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The proposed structure for LCD driver testing is shown in Figure 2 . As indicated previously, the noise is the major effect that affects the accuracy of the measurement. As we know, not only V, but also VR+ 
has a normal distribution function, the relationship among V,, VR+ , and VR-are shown in Figure 3 . Here we assume that Vi is not at the middle of VR+ and VR-.
Since VR+ and VR-are supplied by voltage sources, their noise powers are assumed to be smaller than that of V,. Here, 0 x 2 is the variance of signal noise, 0 : and 0; are the variances of the common mode and differential mode of the reference voltages. Noise is often unwanted and regarded as an ill effect. The proposed method utilizes the noise effect to determine the voltage level. As Figure 3 shows, V, can be larger or smaller than VR+ and VR-, depending on the relative noise level. The proposed method takes multiple samples of binary outputs of the comparators (VI and V2) and analyzes the probability of its outcomes to determine how far does V, deviate from V c , marked as X in the figure.
To simplify the mathematical analysis, we combined three noise effects into two. Here, we assume that all the noises are uncorrelated. Note that correlated noise often causes systematic errors correctable by calibration. Here, the common mode noise and signal noise are combined into one and leave the differential noise as another. The final form is shown in Figure 4 .
In one sample, the input signal may located in one of the three regions,
Suppose that Pv, and PvR+ are the probability density function of the input signal and reference voltages, the probability in each region, marked as PL1, P L 2 , and PL3 , are calculated as follows. According to (5), (6), and (7), PL1, P L 2 , and PL3 as function of X are shown in Figure 5 . In this case AVR =20. V, equals VR-for X= -10 and equals to VR+ for X=IO. Here 1 denotes a normalized voltage value, for instance 1mV. As one can see, when X is in the negative territoly, PL1 is p a t e r than PL3. PL1 will reach 1 if X is -00 . As X increases, PL1 decreases and PL3 increases. PLz is maximal when X=O, V, located at the middle of the VR+ and VR-. The upper most line is the summation of PLl , PL2, and PL3 . As one can see, it is not equal to 1. The reason is the presence of the differential noise 0 : . Since we assume uncorrelated noise, it is possible that VR+ might be smaller than VR-. Hence we have to exclude these cases from consideration. Figure 6 shows the cases of different noise figures. In the first case, four separations are used and in the second case three separations are used. X. It can be used in the other way around. One can build the curves or tables in advance. Suppose that X is unknown After multiple samples being taken, PL1, PL2, and PL3 can be obtained statistically. By table lookup, one is able to find X from a set of ( PL1, PL2,   PL3 ). Of course, the more the number of samples are taken, the more the accuracy will be.
The proposed methodology is to (1) sample the outcomes of the dual comparators, (2) obtain the probability of ( PL1 , P L 2 , PL3 ), (3) look up to the pre calculated improves 3dB by taking and averaging twice the samples. The question is how many samples are needed to obtain the required accuracy and confidence level.
Confidence Level Analysis
The number of samples being taken is closely related to the accuracy of the table look up. Suppose that the probability of being in a certain region is p . If one sample is taken, the variance is 0 2 = p * ( l -p ) .
(8)
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If n samples are taken and averages, the variance is 0, =-. n According the Central Limit Theorem, the distrbution will approximate a normal distribution regardless of what the original distribution is if the number of samples is large. Here, the confidence intervals can be written as
According to Gaussian function, a factor 3 represents 99.7% confidence level Figure 8 shows the 3 0 interval for 64 samples being taken and averaged.
The outer boundary is obtained by mathematical derivation of the possible PLl , P L 2 , and PL3 regions for different X s . The lines inside the regions are obtained by simulation using random data.
Of course, the more the samples are taken, the narrower the region will be. In Figure 8 , one may notice that the confidence region may exceed 1 or kss than 0. It is meaningless probability wise. This is due to the fact that normal distribution does not model the real case Figure 8 . Simulation results closely. For instance, if the average number of people in a room is 6 and the standard deviation is 2, there is 0.15%of the chance that there will be negative number of people in the room. We use the Fermi-Dirac distribution function to modify the Gaussian function and solve the problem. Here, we will not go into the detail. After being verified by mathematical analysis and simulation, the next step is to verify the technique via experiment.
Experiments -OP Based Dual Comparator
To verify the proposed methodology, we have built a dual comparator circuit on the bread board. The circuit diagram is shown in Figure 9 and the picture is shown in Figure IO . Two DACs are used to setup the reference voltags. DAC inputs are supplied by a logic analysis system and the compared outputs are sampled by the same analyzer. The log file is transferred to a personal computer (PC) for data analysis. Figure 11 shows the noise waveform and Figure 12 shows the comparator outputs waveforms under the influence of noise. As one can see, V, is not always smaller than VR+ and larger than V R -. Such a noise effect is what we expect and what we want to utilize.
We have tested 9 conditions with different number of samples, 64,256, 1024. Table 1 sows the case with 256 samples. Every case has been repeated 64 times to verify the consistency and obtain the statistical data. In the table, the rows represent (1) the condition index (A to I), (2) the comparison range AVR in mV, (3) the input voltage level set at IV, (4) the noise RMS value (0 ), (5-7) probability of PL1, PL2, PL3 , (8) t k mean of the measurement error, and (9) the standard deviation of the measurement error both in mV. As one can see from the table, the error is relatively small, less than lmV, except G. Here, noise (1 6.4mV) is relatively small as compare to the comparison range (32mV). In this case, we should be able to reduce the comparison range to case D (1 6mV). 
Experiments -Vender PE Evaluation Kit
We have also used vender's PE evaluation kit for the experiments. Figure 13 shows the schematic diagram of the PE circuit and Figure 14 shows the picture of the 
Experimental Results and Comparisons
We have run numerous experiments on the OP based comparators and the PE evaluation kit. The data, as those shown in Table 1 are summarized in the following four figures. Basically, it shows the mean (Figure 15,16 ) and the standard deviation (Figure 17,18 ) of the measurement error V.S. the sample points.
As one can see, the mean of the error is less than 1mV with a noise up to 32mV for all cases except the one with relatively small noise as being discussed. For PE evaluation kit, the standard deviation of the error is less than 0.5mV when the number of samples is 256. For the OP based comparators, the standard deviation of the error is also less than 0.5mV except for those peculiar cases. Figure 19 summarizes the simulation and experimental results for n=256 cases. As one can see, except D and G, which have relative low noise, all the cases match the simulation results very well. A total of 256 samples sounds a lot. However it can done in less than 1.311s using a 200MHz tester. In IEEE Std. 1057 Std. -1994 , the noise suppression is often achieved by taking and averaging multiple samples.
The effect is given as % of Rh4S noise. Table 2 shows the noise suppression effect of IEEE Std. 1057 and the proposed method all with 99.7% confidence level. Our data are taken from the experimental results. As Table 2 shows, our method has a slight edge in noise SupprXsion over IEEE Std. 1057 due to the use of dual comparaxy A single comparator is only a binary quantizer or 1-bit ADC. With dual comparator, we are able to transform them into an ADC with better noise suppression characteristics.
Conclusions
In this paper, we have proposed a novel voltage measurement technique using the dual comparators in a logic pin electronic circuit. Such a technique can be applied to LCD driver IC testing due to its large amount of output channels. The method set the reference voltages to the vicinity of the voltage to be measured. By analyzing the multiple samples of the comparator outputs, we are able to determine the voltage level accurately. The methodology has been analyzed thoroughly by statistical analysis and reassured by the simulation using random data. To further confirm the proposed technique, we build a OP based dual comparator circuit and use a vender PE evaluation kit for the experiments. The experimental results show t h t our technique is able to achieve very high accuracy. The mean and standard deviation of the errors are less than 1mV and 0.5mV respectively for the case when noise is 32 mV in RMS by taking less than 256 samples. Such a noise compression property can be valuable for field application where large noise is unavoidable. Figure 21 . Error statistics for PE evaluation kit.
